blob: 220e28713d4ee8065f26274e6e9545ccd2f5109c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
|
v 20130925 2
C 35300 46300 1 0 0 shiftregister_74hc595.sym
{
T 37200 49700 5 10 1 1 0 0 1
refdes=SR?
}
C 38000 48900 1 0 0 led.sym
{
T 38600 49000 5 10 1 1 0 0 1
refdes=D?
T 38100 49500 5 10 0 0 0 0 1
device=LED
}
C 38000 48600 1 0 0 led.sym
{
T 38600 48700 5 10 1 1 0 0 1
refdes=D?
T 38100 49200 5 10 0 0 0 0 1
device=LED
}
C 38000 48300 1 0 0 led.sym
{
T 38600 48400 5 10 1 1 0 0 1
refdes=D?
T 38100 48900 5 10 0 0 0 0 1
device=LED
}
C 38000 48000 1 0 0 led.sym
{
T 38600 48100 5 10 1 1 0 0 1
refdes=D?
T 38100 48600 5 10 0 0 0 0 1
device=LED
}
C 38000 47700 1 0 0 led.sym
{
T 38600 47800 5 10 1 1 0 0 1
refdes=D?
T 38100 48300 5 10 0 0 0 0 1
device=LED
}
C 38000 47400 1 0 0 led.sym
{
T 38600 47500 5 10 1 1 0 0 1
refdes=D?
T 38100 48000 5 10 0 0 0 0 1
device=LED
}
C 38000 47100 1 0 0 led.sym
{
T 38600 47200 5 10 1 1 0 0 1
refdes=D?
T 38100 47700 5 10 0 0 0 0 1
device=LED
}
C 38000 46800 1 0 0 led.sym
{
T 38600 46900 5 10 1 1 0 0 1
refdes=D?
T 38100 47400 5 10 0 0 0 0 1
device=LED
}
C 38900 48900 1 0 0 resistor-2.sym
{
T 39300 49250 5 10 0 0 0 0 1
device=RESISTOR
T 39100 48900 5 10 1 1 0 0 1
refdes=R?
}
C 38900 48600 1 0 0 resistor-2.sym
{
T 39300 48950 5 10 0 0 0 0 1
device=RESISTOR
T 39100 48600 5 10 1 1 0 0 1
refdes=R?
}
C 38900 48300 1 0 0 resistor-2.sym
{
T 39300 48650 5 10 0 0 0 0 1
device=RESISTOR
T 39100 48300 5 10 1 1 0 0 1
refdes=R?
}
C 38900 48000 1 0 0 resistor-2.sym
{
T 39300 48350 5 10 0 0 0 0 1
device=RESISTOR
T 39100 48000 5 10 1 1 0 0 1
refdes=R?
}
C 38900 47700 1 0 0 resistor-2.sym
{
T 39300 48050 5 10 0 0 0 0 1
device=RESISTOR
T 39100 47700 5 10 1 1 0 0 1
refdes=R?
}
C 38900 47400 1 0 0 resistor-2.sym
{
T 39300 47750 5 10 0 0 0 0 1
device=RESISTOR
T 39100 47400 5 10 1 1 0 0 1
refdes=R?
}
C 38900 47100 1 0 0 resistor-2.sym
{
T 39300 47450 5 10 0 0 0 0 1
device=RESISTOR
T 39100 47100 5 10 1 1 0 0 1
refdes=R?
}
C 38900 46800 1 0 0 resistor-2.sym
{
T 39300 47150 5 10 0 0 0 0 1
device=RESISTOR
T 39100 46800 5 10 1 1 0 0 1
refdes=R?
}
C 40100 48900 1 90 0 gnd-1.sym
C 40100 48600 1 90 0 gnd-1.sym
C 40100 48300 1 90 0 gnd-1.sym
C 40100 48000 1 90 0 gnd-1.sym
C 40100 47700 1 90 0 gnd-1.sym
C 40100 47400 1 90 0 gnd-1.sym
C 40100 47100 1 90 0 gnd-1.sym
C 40100 46800 1 90 0 gnd-1.sym
C 35000 46500 1 270 0 gnd-1.sym
C 35300 48800 1 90 0 vcc-1.sym
C 40900 46300 1 0 0 shiftregister_74hc595.sym
{
T 42800 49700 5 10 1 1 0 0 1
refdes=SR?
}
C 43600 48900 1 0 0 led.sym
{
T 43700 49500 5 10 0 0 0 0 1
device=LED
T 44200 49000 5 10 1 1 0 0 1
refdes=D?
}
C 43600 48600 1 0 0 led.sym
{
T 43700 49200 5 10 0 0 0 0 1
device=LED
T 44200 48700 5 10 1 1 0 0 1
refdes=D?
}
C 43600 48300 1 0 0 led.sym
{
T 43700 48900 5 10 0 0 0 0 1
device=LED
T 44200 48400 5 10 1 1 0 0 1
refdes=D?
}
C 43600 48000 1 0 0 led.sym
{
T 43700 48600 5 10 0 0 0 0 1
device=LED
T 44200 48100 5 10 1 1 0 0 1
refdes=D?
}
C 43600 47700 1 0 0 led.sym
{
T 43700 48300 5 10 0 0 0 0 1
device=LED
T 44200 47800 5 10 1 1 0 0 1
refdes=D?
}
C 43600 47400 1 0 0 led.sym
{
T 43700 48000 5 10 0 0 0 0 1
device=LED
T 44200 47500 5 10 1 1 0 0 1
refdes=D?
}
C 43600 47100 1 0 0 led.sym
{
T 43700 47700 5 10 0 0 0 0 1
device=LED
T 44200 47200 5 10 1 1 0 0 1
refdes=D?
}
C 43600 46800 1 0 0 led.sym
{
T 43700 47400 5 10 0 0 0 0 1
device=LED
T 44200 46900 5 10 1 1 0 0 1
refdes=D?
}
C 44500 48900 1 0 0 resistor-2.sym
{
T 44900 49250 5 10 0 0 0 0 1
device=RESISTOR
T 44700 48900 5 10 1 1 0 0 1
refdes=R?
}
C 44500 48600 1 0 0 resistor-2.sym
{
T 44900 48950 5 10 0 0 0 0 1
device=RESISTOR
T 44700 48600 5 10 1 1 0 0 1
refdes=R?
}
C 44500 48300 1 0 0 resistor-2.sym
{
T 44900 48650 5 10 0 0 0 0 1
device=RESISTOR
T 44700 48300 5 10 1 1 0 0 1
refdes=R?
}
C 44500 48000 1 0 0 resistor-2.sym
{
T 44900 48350 5 10 0 0 0 0 1
device=RESISTOR
T 44700 48000 5 10 1 1 0 0 1
refdes=R?
}
C 44500 47700 1 0 0 resistor-2.sym
{
T 44900 48050 5 10 0 0 0 0 1
device=RESISTOR
T 44700 47700 5 10 1 1 0 0 1
refdes=R?
}
C 44500 47400 1 0 0 resistor-2.sym
{
T 44900 47750 5 10 0 0 0 0 1
device=RESISTOR
T 44700 47400 5 10 1 1 0 0 1
refdes=R?
}
C 44500 47100 1 0 0 resistor-2.sym
{
T 44900 47450 5 10 0 0 0 0 1
device=RESISTOR
T 44700 47100 5 10 1 1 0 0 1
refdes=R?
}
C 44500 46800 1 0 0 resistor-2.sym
{
T 44900 47150 5 10 0 0 0 0 1
device=RESISTOR
T 44700 46800 5 10 1 1 0 0 1
refdes=R?
}
C 45700 48900 1 90 0 gnd-1.sym
C 45700 48600 1 90 0 gnd-1.sym
C 45700 48300 1 90 0 gnd-1.sym
C 45700 48000 1 90 0 gnd-1.sym
C 45700 47700 1 90 0 gnd-1.sym
C 45700 47400 1 90 0 gnd-1.sym
C 45700 47100 1 90 0 gnd-1.sym
C 45700 46800 1 90 0 gnd-1.sym
C 40600 46500 1 270 0 gnd-1.sym
C 40900 48800 1 90 0 vcc-1.sym
N 34600 48000 40900 48000 4
C 40900 48100 1 90 0 vcc-1.sym
C 35300 48100 1 90 0 vcc-1.sym
N 38000 46400 40400 46400 4
N 40400 46400 40400 47100 4
N 40400 47100 40900 47100 4
N 35300 47700 41700 47700 4
C 40600 47500 1 270 0 gnd-1.sym
C 35000 47500 1 270 0 gnd-1.sym
C 33700 45400 1 90 0 attiny13.sym
{
T 31700 49900 5 10 1 1 90 6 1
refdes=U?
T 31500 45700 5 10 0 0 90 0 1
device=ATtiny13
T 31100 45700 5 10 0 0 90 0 1
footprint=DIP8
}
N 32400 45400 32400 44900 4
N 32400 44900 34600 44900 4
N 34600 44900 34600 48000 4
N 41700 47700 41700 50800 4
N 32400 50800 41700 50800 4
N 32400 50800 32400 50200 4
C 33100 45100 1 0 0 gnd-1.sym
C 31800 50200 1 0 0 vcc-1.sym
N 35300 47100 36700 47100 4
N 36700 47100 36700 44500 4
N 36700 44500 31300 44500 4
N 31300 44500 31300 48300 4
N 31300 48300 33200 48300 4
N 33200 48300 33200 50200 4
|
